13.703 EMBEDDED SYSTEMS

Max. Marks: 100
Time: 3 hrs

Part-A
(Answer all. Each carries 4 marks.)

1. Compare and contrast top-down and bottom-up design for embedded systems.
2. What factors provide an upper bound on the period at which the system timer interrupts
   for preemptive context switching?
3. Explain the 4-cycle handshaking of CPU bus.
4. Draw the pin diagram of PIC16f873.
5. Discuss the watch dog timer of PIC16f873.

Part-B
(Answer one full question out of the two from each module. Each question carries 20 marks.)

6. a) write a program using interrupts to get data serially and send it to P2 while at the same
    time Timer 0 is generating a square wave of 5 KHz.
    b) Contrast and compare different addressing modes of 8051 microcontroller.

   (10)

   OR

7. a) Discuss with an example how the stack is manipulated using direct addressing mode.
    b) Draw a UML sequence diagram for a vectored interrupt-driven read of a device. The
       diagram should include the background program, the interrupt vector table, the handler, and
       the device.

   (10)

8. a) Three devices are attached to a microprocessor: Device 1 has highest priority and device 3
     has lowest priority. Each device's interrupt handler takes 5 time units to execute. Show what
     interrupt handler (if any) is executing at each time given the sequence of device interrupts
     displayed.

   (5)
b) You are given these periodic tasks

<table>
<thead>
<tr>
<th>Task</th>
<th>Period</th>
<th>Execution time</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1</td>
<td>5 ms</td>
<td>1ms</td>
</tr>
<tr>
<td>P2</td>
<td>10 ms</td>
<td>2 ms</td>
</tr>
<tr>
<td>P3</td>
<td>10 ms</td>
<td>2 ms</td>
</tr>
<tr>
<td>P4</td>
<td>15 ms</td>
<td>3 ms</td>
</tr>
</tbody>
</table>

i. Show a cyclostatic schedule for the tasks.

ii. Compute the CPU utilization for the system.

iii. Show a round robin schedule assuming that P1 does not execute during its first period and P3 does not execute during its second period.

OR

9. a) For the periodic processes given below, find a valid schedule

   i. using standard RMS, and

   ii. adding one unit of overhead for each context switch.

<table>
<thead>
<tr>
<th>Process</th>
<th>CPU Time</th>
<th>Deadline</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1</td>
<td>2</td>
<td>30</td>
</tr>
<tr>
<td>P2</td>
<td>4</td>
<td>40</td>
</tr>
<tr>
<td>P3</td>
<td>7</td>
<td>120</td>
</tr>
<tr>
<td>P4</td>
<td>5</td>
<td>60</td>
</tr>
<tr>
<td>P5</td>
<td>1</td>
<td>15</td>
</tr>
</tbody>
</table>

b) Explain interprocess communication mechanisms.

10. a) Describe the different models for programming the embedded systems.

b) Discuss the different components for embedded programs.

OR

11. a) Discuss the usage of I2C bus in the embedded system network.

b) What are the different program optimization techniques recognized by the compiler.

12. Discuss the processor architecture of PIC16f873.

OR

13. a) Discuss the USART functionalities of PIC microcontroller.

b) Discuss the ADC module with a block diagram.